Designer face challenges in interconnection due to the large number of components. Interconnection and power consumption perform significant part in this paper. The shortcomings of the previous work done is high interconnections, which leads to high power usage along with more area required. The Binary logic circuits is constrained by using the number of interconnections, which increases the delay and power consumption with the boom in logic. So we design new techniques that is going to reduce the interconnection of the circuit as well as the power consumptions. Multiple-valued logic can decrease the number of required interconnections. In this paper we use quaternary to binary decoder to reduce the multiplexer control lines is the vital parts of the processing component and therefore it has a focal point of research. Therefore, the design of adders through multiplexer using multi valued logic can show to be very beneficial. So we introduce and full adder based totally at the designed quaternary lookup table.
Introduction
In Traditional binary CMOS advanced circuits, static power utilization has its linkage to outflow current, and dynamic power consumption is given by equation 1 given underneath (1) , where C is the capacitance of the node being determined and VDD is the power supply voltage PD α CV The CMOS process moved a long way by shrinking the transistors (thus dropping C) and using lower supply voltages (Reduced VDD), leading to low power and high integration scenario. This capacitance C includes the directing capacitance of interfacing wires as well. It has been stated that routing overstep transistors impact for latency and power dissipation of design in current CMOS forms [1] . This becomes quite critical in FPGA'S where the power where the power used in directing may reach up to 70% of general utilization [2] . FPGAs have turned out be a very integral part of modern day digital system design as they give a good cost to performance ratio when equated to application-specific integrated circuits (ASICs) One approach to limit the influence of interconnections is to use multi-valued logic (MVL) [3] , henceforth, more data can be conveyed in every single wire, decreasing the routing system. Therefore, only one wire conveying a signal with N logic levels can displace [log2N] wires conveying binary signal. With interconnection being reduced it ultimately leads to reduction in line capacitance and the overall area used. This also leads to reduced power consumption on account of logic levels coming close to each other. The new power consumption can be dictated by (2) PD α CVDDVavg -- (2) Where Vavg is the average voltage distance between levels of logic. However MVL has a comparatively low noise margin than binary. While there is still a scope for power and space optimization it is expected that MOSFET shrinking will soak as transistors approach the atomic dimensions, forcing a basic hindrance. These downsides have kept MVL non-competitive as compared to binary logic. [1] In this work we plan to outline a Quaternary look-into 
Fig1-Quaternary look-up table[1]
The proposed work can be explained as below For the complexity of QLUT indicated it is fundamental to have 16 quaternary arrangement at a rate of one configuration for every conceivable combinations of two quaternary input. The arrangement here means the reconfigurable quaternary capacity. By and large the information signals are utilized to choose which one of the arrangement inputs is associated with the yields. The propose QLUT is made out of two block: 16-1 multiplier utilizing a variety of switches that sets up a low-resistance way between one setup input and the output as per the input esteems. Quaternary-to-binary decoder comprising of a 2 bit analog to digital (ADC) fronted took after by combinational logic is used to accomplish the control signal aiding the multiplexer.
QLUT Implementations
The design was incorporated utilizing a standard CMOS innovation, wherein a solo supply of voltage and clock boosting circuit is utilized to combine a 16 to 1 multiplexer and a quaternary to binary decoder. The circuit has two quaternary input, QA and QB which are then registered by the quaternary to binary decoder into the QLUT's binary control signals, CS1-CS16. [1] .The configuration values are at first put away in the LUT design memory, and as indicated by the input, the logic value in the tended to position is appointed to the output. a) 16:1 MUX The mux used here's a 16x1, so it has 16 input pins and 1 output pin. This mux has usually four control lines in binary logic. Through the usage of the quaternary logic, the control lines are reduced to two. This is done with the brand new quaternary to binary decoder part introduced in the lookup table. The decoder reduces the fetch line of the mux from four to two. We choose mux for this purpose so that we can design a mux into an adder, subtracter, and divider or can use it for any other arithmetic or logical functions. The look up table will guide the mux to do various operations. The mux used has 16 pins, so we have switches that need to be operated very speedy to get the correct output. In the proposed method, here we use the direct technique to do the work in a single clock cycle. b) Clock Boosting Technique Clock boosting is the important technique for reducing the interconnection problem and increase speed with reduced delay. Expecting that the capacitor C is released and clk1 is set to logic 1 (VDD), N1 turns on and interfaces node B to ground, while P1 off and guarantees a high impedance way between the node A and B. All the while, P2 is on and step by step charges the capacitor (and node A) to VDD. At the point when clk1 drives to a logic 0 (ground), N1 off; the inverter ties the capacitor base plate to VDD and P2 off; node Emerges to 2VDD and P1 is turned on interfacing node B to 2VDD as needed appeared in fig2: [1] Table [1] c) Quaternary to Binary Decoder The 2-bit quaternary-to-binary decoder permits the utilization of a single line of switches to initiative the input arrangement signal to the output of the quaternary lookup table. And to do as such we create 16 control signals, which is connected in the clock1 contribution of every single switch, showed up in fig2 these switches are endeavoring to associate one quaternary arrangement contribution to the output. [1] To convey the essential control flag, the quaternary elements are decoded into binary, allowing the use of binary logic gates We have utilized Flip-flopping self-referenced comparators, where QA and QB is a quaternary input of the QLUT. Where the binary signal and their complement are connected to a combinational logic block incorporated only by NAND gates. The combinational block is utilized to create the one hot coded yield cs, which is at utilized to pick and turn on just a single switch amid the 16 accessible in the quaternary lookup table. 
Simulation and Results

A) QLUT Half Adder and Full Adder
Adder is just a model it explain the logical function of quaternary logic. The adder designed using mux is used. The half and full adder circuit are presented here. The truth table and the results obtained are discussed further. In logic, quaternary expansion can be performed from various perspectives. Numbers in quaternary logic can be specifically included or numbers in quaternary logic can be changed over this binary logic and expansion can be performed in binary logic. Binary aftereffects of expansion can be shown in quaternary logic after conversion. Table III exhibits the full adder truth table. It may be accumulated that the outcomes for the Sum and COUT signals may be viably overcome logic move on input. The shift block is executed for one of the input and plays out a signal up-move on a quaternary input values. Using the two quaternary lookup table outlined with the results when C IN is 0, as showed up in table III, it is watched that the result with CIN can be gotten, for the Sum, by climbing one level on QB. For COUT same logic can be performed prompting an up move of one level on the variable QA which thinks about to a move of four levels on the COUT output, with uncommon situation when QA has level 3, which is dealt with by joining the YC and ZIn (which are 0 when CIN has the level 1 and QA has the level 3) on a NOR to device the 2-1 multiplexer. This block is executed with two 2-input NAND gates, 4 inverters and two 2-input NOR gates. The expected logic to play out the shift and to decode the CIN is added to the quaternary lookup table. These block are completed stabilizing power and area as low as could be permitted while satisfying the delay limitation. Also, to change over the quaternary variable CIN into binary, we incorporated a comparator CP and an inverter to the comparators frontend. Table II -Truth table of 
Conclusion:
Voltage Mode CMOS multivalued design understanding using quaternary lookup table (QLUT) gain attention due to its striking characterization and performance factor. The proposed design of half adder & full adder using quaternary logic has better function as compared to binary logic. The transistor count is less and the power dissipation is 1.12 mW for half adder and 3.08mW for full adder.
